


Introduction to Computer Architecture

Reference Pages


Argument	Register
first	rdi
second	rsi
third	rdx
fourth	rcx
fifth	r8
sixth	r9

AND gate



x	y	$x \cdot y$
0	0	0
0	1	0
1	0	0
1	1	1

OR gate




x	y	$x + y$
0	0	0
0	1	1
1	0	1
1	1	1

NOT gate




x	x'
0	1
1	0

NAND gate



x	y	$(x \cdot y)'$
0	0	1
0	1	1
1	0	1
1	1	0

NOR gate



x	y	$(x + y)'$
0	0	1
0	1	0
1	0	0
1	1	0

arithmetic/logic:

opcode	source	destination	action
adds	$\$imm/\%reg$	$\%reg/mem$	add
adds	<i>mem</i>	$\%reg$	add
ands	$\$imm/\%reg$	$\%reg/mem$	bit-wise and
ands	<i>mem</i>	$\%reg$	bit-wise and
cmps	$\$imm/\%reg$	$\%reg/mem$	compare
cmps	<i>mem</i>	$\%reg$	compare
decs	$\%reg/mem$		decrement
divs	$\%reg/mem$		unsigned divide
idivs	$\%reg/mem$		signed divide
imuls	$\%reg/mem$		signed multiply
incs	$\%reg/mem$		increment
leaw	<i>mem</i>	$\%reg$	load effective address
muls	$\%reg/mem$		unsigned multiply
negs	$\%reg/mem$		negate
ors	$\$imm/\%reg$	$\%reg/mem$	bit-wise inclusive or
ors	<i>mem</i>	$\%reg$	bit-wise inclusive or
sals	$\$imm/\%cl$	$\%reg/mem$	shift arithmetic left
sars	$\$imm/\%cl$	$\%reg/mem$	shift arithmetic right
shls	$\$imm/\%cl$	$\%reg/mem$	shift left
shrs	$\$imm/\%cl$	$\%reg/mem$	shift right
subs	$\$imm/\%reg$	$\%reg/mem$	subtract
subs	<i>mem</i>	$\%reg$	subtract
tests	$\$imm/\%reg$	$\%reg/mem$	test bits
tests	<i>mem</i>	$\%reg$	test bits
xors	$\$imm/\%reg$	$\%reg/mem$	bit-wise exclusive or
xors	<i>mem</i>	$\%reg$	bit-wise exclusive or

$s = b, w, l, q; w = l, q$

conditional jumps:

opcode	location	action
ja	<i>label</i>	jump above (unsigned)
jae	<i>label</i>	jump above/equal (unsigned)
jb	<i>label</i>	jump below (unsigned)
jbe	<i>label</i>	jump below/equal (unsigned)
je	<i>label</i>	jump equal
jg	<i>label</i>	jump greater than (signed)
jge	<i>label</i>	jump greater than/equal (signed)
jl	<i>label</i>	jump less than (signed)
jle	<i>label</i>	jump less than/equal (signed)
jne	<i>label</i>	jump not equal
jno	<i>label</i>	jump no overflow